An Embedded Hybrid-Memory-Aware Virtualization Layer for Chip-Multiprocessors
نویسندگان
چکیده
Hybrid on-chip memories that combine Non-Volatile Memories (NVMs) with SRAMs promise to mitigate the increasing leakage power of traditional on-chip SRAMs. We present HaVOC: a run-time memory manager that virtualizes the hybrid on-chip memory space and supports efficient sharing of distributed ScratchPad Memories (SPMs) and NVMs. HaVOC allows programmers and the compiler to partition the application’s address space and generate data/code layouts considering virtualized hybrid-address spaces. We define a data volatility metric used by our hybrid-memory-aware compilation flow to generate memory allocation policies that are enforced at run-time by a filter-inspired dynamic memory algorithm. Our experimental results with a set of embedded benchmarks executing simultaneously on a Chip-Multiprocessor with hybrid NVM/SPMs show that HaVOC is able to reduce execution time and energy by 60.8% and 74.7% respectively with respect to traditional multi-tasking-based SPM allocation policies.
منابع مشابه
A Case for an Adaptive and Opportunistic Variability- Aware Memory Virtualization Layer
Device variability in power consumption (e.g., sleep, active) and performance (e.g., frequency) is expected to continue to increase in the orders of magnitude over the next decades. In order to be opportunistic and account for hardware variability, designers must build an adaptive hardware/software stack that will efficiently manage the underlying hardware resources. This paper makes several co...
متن کاملUniversity of Crete
As computing and embedded systems evolve towards highly parallel multiprocessors, major research and development efforts are being focused on network interface (NI) architectures that enable efficient interprocessor communication (IPC). This thesis is focused on NI architecture, prototyping and design issues for cluster and chip multiprocessors. This work includes the development of a NI queue ...
متن کاملEmbedded Memory Test Strategies and Repair
The demand of self-testing proportionally increases with memory size in System on Chip (SoC). SoC architecture normally occupies the majority of its area by memories. Due to increase in density of embedded memories, there is a need of self-testing mechanism in SoC design. Therefore, this research study focuses on this problem and introduces a smooth solution for self-testing. In the proposed m...
متن کاملOn-chip memory space partitioning for chip multiprocessors using polyhedral algebra
One of the most important issues in designing a chip multiprocessor is to decide its on-chip memory organisation. While it is possible to design an application-specific memory architecture, this may not necessarily be the best option, in particular when storage demands of individual processors and/or their data sharing patterns can change from one point in execution to another for the same appl...
متن کاملA NoC-based hybrid message-passing/shared-memory approach to CMP design
Future chip-multiprocessors (CMP) will integrate many cores interconnected with a high-bandwidth and low-latency scalable network-on-chip (NoC). However, the potential that this approach offers at the transport level needs to be paired with an analogous paradigm shift at the higher levels. In particular, the standard shared-memory programming model fails to address the requirements of scalabili...
متن کامل